

~~Self Study~~


(unit 10) 9/10/2019 (Aug 11/19)

Pages Tables for Large Memories

- Instead of using page-table-in-memory, we can use TLB to speed up virtual address to Physical address translation

Multilevel Pages Table

- we have a 32-bit virtual Address that is partitioned into:
 - a 10-bit PT1 field
 - a 10-bit PT2 field
 - and 12-bit offset field
- since offset is 12-bit, pages are 4KB. Thus there are 2^{20} pages



- Avoid keeping all the pages tables in memory all the time, in particular those that are not needed should not be kept around

- In a two-level page works in this way

- On the left we have the top-level page table with 1024 entries, corresponding to the 10-bit PT1 field

- When a virtual address is presented to the MMU

- Extract the PT1 field and use this value as an index into the top level page table




What should we avoid with pages table?

Multilevel Page Table (Cont.)

- Each of these ~~is~~ 1024 entries represent 4MB because the entire 4GB virtual address space has been chopped into chunks of 4096 bytes.

- B. The entry located by indexing into Top-level page table yields the address of the page frame number of a second-level page table.



- Entry 0 of the top-level page table points to the page table for the program text.
- Entry 1 points to the page table for the stack.
- Entry 1024 points to the page table for the data.
- The PT2 field is now used as an index into the selected second-level page table to find the page frame number for the page itself.

self study

2018-07-29 10:00 AM 79

- Additional level gives more flexibility, but ~~it's not good~~ (or difficult)
but it is doubtful that additional capability
is worth it beyond three levels.

Ex: ① 32 bit virtual address: 0x00403004
(4,206,596 decimal)
→ PT1 index 0040 →
(12,282 bytes into MMU register).
→ The offset (10000000000000000000000000000000) is negligible.

- ② Virtual address correspond to

- PT1: 1
- PT2: 2
- Offset: 4

Index offset between

- MMU uses PT1 to index into top-level table
and obtain entry 1, which correspond to
address 4M to 8M

What does entry 1
correspond to?

- Then MMU uses PT2 to index into the
second level page table just found and
extract entry 3 which correspond to
addresses 12293 to 16383 within 4M
chunk

What is PT2 used for?

→ This entry contains the page frame
number of the page containing virtual
address 0x00403004

If page is not in memory, the present/
valid bit in the page entry will be
zero, causing page fault

What happens if
page is not in
memory?

If page is in memory, the page frame
number taken from the second-level page
table is combined with the offset(4)
to construct the physical address.

What happens if
page is in memory?

The address is put onto the bus and
sent to memory.

~~Inverted Page Tables~~

6 bits of page address

Multilevel Pages table (continued)

- 32 bit addresses with 2 page table fields
- two-level page tables
- PT to bring LRU MMU address to main memory
- → Place it in main memory (CPLH)
- How does MMU know where to find PT?
→ Registers (CR2 or Intel)

Inverted Page Table

N : AT9 -

S : ST9 -

H : TH9 -

offset level-0 at 179:000 UNM.
at trap onwards. A offset is 10 bits
MC at NH 111111

offset level-1 at 179:000 UNM offset.

bus slave tag 8/d of 128 level 3 offset
of 512 pages right pointing to first 10
MB offset 00001 of 00551 102001550

bus offset miss tag if no entry
trap generated offset to memory
0000000000 101100

entry offset memory in 1010010
and 1110010 offset 1110010 offset
1110010 offset 1110010 offset
1110010 offset 1110010 offset

bus offset 1110010 offset 1110010
1110010 offset 1110010 offset 1110010
1110010 offset 1110010 offset 1110010
1110010 offset 1110010 offset 1110010

size and offset tag 1110010 offset
memory offset

~~self study~~

Impact of Page Size on Page Table

Small page sizes

~~more memory space required for page table~~

- ~~Advantages:~~
- less internal fragmentation
 - Better fit for various data structures, code, sections

~~Disadvantages:~~

- Program needs more pages and has larger page table.

Notes:

Bigger

~~less memory space required for page table~~

~~less internal fragmentation~~

~~more memory space required for page table~~

~~between small, two pages required for one program~~

~~more memory space required for page table~~

~~more memory space required for page table~~

~~more memory space required for page table~~

Concurrency versus Parallelism

Concurrency:

OS Involvement with Page Table Management

Four times OS deals with page-tables

1. Process Creation: Create a page-table

2. Upon Context switch:

A. Load MMU context for a new process
(i.e. load CR3 register with base address
of page-table)

B. TLB is flushed

3. Page fault time:

A. Determine the virtual address causing
fault (read CR2 register, for faulting
address)

B. swap target page out, bring needed
page in.

4. Process termination time: release page-table
and other pages

• the goal is that everytime we bring a page
to memory, we have to update the page-table

• the table is a mapping between virtual
page and the physical page.

~~Self Study~~

Self Study Unit 2 Page 83

- let say in your program you have the following code: $x = y$ and both have already been defined.
you need to access memory of x and
the memory access of $y \rightarrow$



- Page fault is when accessing virtual page, if you encounter page not found, there is not a page address.
This is not exactly an error and it is handled by the MMU checking the virtual page address, informing the CPU the virtual address is invalid and the OS will handle the error.
- Page fault is an exception via, whenever you run into a page not found, the CPU tells the OS. Then the OS will handle it and it will bring the page to the memory.
- When a virtual Address page is not located, it may be located in the secondary device = Page fault
- Secondary cache supports you try to execute or write a code from a page that you don't have permission it will produce a page fault

Ex Let's say you do a malloc for a 100 MB of space. The OS will wait until the program tries to access the memory address. Then the OS will incrementally add pages. The first time trying to access it will produce a page fault.

Page fault Handling

- When the page fault occurs, the OS has to choose a page to evict (remove from memory) to make room for the incoming page.

1. Hardware (MMU) raises a trap to the OS

2. General registers saved

3. OS determines which virtual page needed

4. OS checks validity of virtual address

5. OS selects victim page; if victim dirty (victim dirty refers to whenever you write a piece of memory it became dirty) then write to disk

This step is normally done out-of-band.
ie: before a page-fault occurs, so that page-fault can be handled fast

Note: if there is a not good algorithm for this step, the machine will become extremely slow.

6. OS schedules to bring new page in from disk

7. Dirty bit indicates the pages dirty.

If the page is dirty then the context of the page have to be saved

If the page is not dirty

If you don't have to write the page down and then you have to bring the other page up. This is overwriting page.

~~self study~~

21st Feb Obj oriented 85

Page fault handling (continued)

- Victim Dirty: two ways to free space

1. ignore context and overwrite the page
but it can happen that an application has some data there, so you have to save it.
2. Data that is not save that you want to save means data loss

- Every swap should have twice the amount of memory from the original page

7. Page tables updated to reflect new mappings

8. Faulting instruction brought up to where it began (we have saved the execution process but now we are taking it back)

9. Faulting process re-scheduled

10. Registers restored

(M) tid 50, T, SCM

11. Program continues

(M) tid 90, T, SCM


- Any algorithm in the OS have to make sure that the # of pages is minimized.

Another way to see this:

- When a page fault occurs, the OS chooses a page to evict (remove from memory) in order to make space for the incoming page.
- If the page to be moved has been modified while in memory, ~~it must be rewritten~~ to the disk to bring the LRU copy up-to-date.
- If the page has not been changed (i.e. it contains program text), the LRU copy is already up-to-date, so there is no need for rewriting; the page to be read in just overwrites the page being evicted.

Locking Pages in Memory

Not Recently Used Page Replacement Algorithm



- Two references are used by the OS:
 1. Reference bit which is set whenever the page is referenced (read or written)
 2. Modified bit which is set whenever it is written to (i.e. modif'd, R)

These two bits must be updated on every memory reference, ~~set~~ by hardware.

self study

87

the Reference and Modified bits are used as follows:

- When a process is started up, both reference bit and modified bit for all pages are set to 0 by the OS.
- Periodically (by clock interrupt) the reference bit is cleared in order to distinguish pages that have not been referenced recently from those who haven't have been referenced.
- When page faults occur, the OS inspects all the pages and divides them into 4 categories based on the current values of their reference and modified bits:

	Reference Bit	Mod.F. Bit
Class 0:	Not Referenced	Not Modified
Class 1:	Not Referenced	Modified
Class 2:	Referenced	Not Modified
Class 3:	Referenced	Modified

- Class 1 occurs when when a class 3 has its reference bit cleared by a clock interrupt.
- Clock interrupt do not clear the modified bit because this information is needed to know whether the page has to be rewritten to disk or not.
- Clearing reference bit but not modified bit leads to class 1.

38) Not Recently Used Page Replacement Algorithm (contd.)

- NRU (Not Recently Used): algorithm:
 1. removes a page at random from the lowest-numbered nonempty class.
 2. the idea is that it is better to remove a modified page that has not been referenced in at least one clock tick than clean page that is in memory.
 3. ~~NRU is~~ NRU is considered efficient to implement, and provide optimal performance.

Locating Pages in Memory

- Sometimes you don't want to kick out pages from the main memory.
- Virtual memory an I/O occasionally interact.
- Problems:
 - a. Process P1 issues call for read (normal system call) from device into buffer (Directly to the device without intervention of the CPU)
 - b. While waiting for I/O, another process P2 starts up.
 - c. P2 has a page fault.
 - d. Buffer for the Process P1 may be flushed to be page out, resulting in DMA (Memory Address) error.

Locating Pages in Memory (continued)

- Need to specify some pages as "located" or "pinned" in memory
 - Those pages are exempted from淘汰机制.
- If two processes when you start the computer then the computer will be busy and not responding. This means the computer is swapping a lot of pages in and out of the system.

Page Replacement Algorithms

Page fault forced choice:

- Which page must be removed
- Main reason for incoming page to be overwritten

Modified page must first be saved

- Unmodified just overwritten

Better not to choose an often used page

- Will probably need to be brought back in soon

Goal of page replacement algorithm is to minimize the number of pages faults incurred by the system

to make it more efficient

multiple units be working at the same time

9. Page Replacement Algorithms

1. Optimal page replacement (OPR)
2. Not Recently Used (NRU)
3. First In First Out (FIFO)
4. Second chance
5. Least Recently Used (LRU)
6. Not Frequently Used (NFU)
7. Aging
8. Working set
9. Clock
10. WS-Clock

1. Optimal Page Replacement Algorithm (OPR)

- i. Replace page that's needed at the farthest point in the future.
- ii. "Optimal" means that ~~there are no~~ other algorithm can give fewer page faults than Optimal Page Replacement (OPR).
- iii. Optimal Page Replacement (OPR) is optimal but impossible.
- iv. It can serve as a useful tool of measurement (baseline) to measure the performance of other algorithms.

1. Optimal Page Replacement Algorithm (OPT) continue

B. Why is it optimal?

- i. OPT says to remove the page with the highest label.
- ii. Pushing page not use farthest away so when there is another page to be pushed away but closer, the lower removes the same pushes the page furthest that will fetch soon as far as the future is possible.
- iii. What if there's another depth which does not push the page needed for that point in the future and can still yield fewer number of page faults than OPT?

C. Other Algorithms try to approximate OPT

- i. Estimate the pages not needed for a long time by recording the sequence of pages used in the past.

2. Not Recently Used Page Replacement (NRU)

A. Each page has a Reference bit and a Modified bit which are used to estimate timespan.

- i. These bits are set when a page is referenced, modified, or close interrupt.

Category	Reference bit	Mod. bit	Status
Class 0	Not referenced	Not mod.	easy to write
Class 1	Not referenced	Modified	unwanted modification
Class 2	referenced	Not mod.	dirty access, modify
Class 3	referenced	mod.	use after dirty

- . How you can have no reference but not mod? After the Direct Memory Access (DMA) is over the page would be dirty but not referenced.

Not Recently Used Page Replacement (NRU) Algorithm (cont'd.)

- What happens when sometimes cursor & page to go to category 2?

Periodically this algorithm will scan, select, and then reset all references bits back to zero.

- i. This means that there is some pages that were reinforced and some that were moved from category 2 to category 1.

- ii. Category 2 means page is dirty but not referenced.

- b. NRU periodically scans all memory access.

- i. If there is low memory, then it would pick a page from the lower random set of accessed pages.
 - ii. If system is under memory pressure, NRU removes page at random from the lowest numbered non-empty class.
 - iii. Reset all reference bits.
- I. This implies that pages moved from $3 \rightarrow 1$ and from $4 \rightarrow 2$.

- c. Before the next NRU scan, some pages may be referenced/modified again.
 - i. Pages moved from $1 \rightarrow \{3, 4\}$ and $2 \rightarrow 4$.

- Maintenance time span requires additional space and process time, so every time this page is accessed or written you have to read the current timespan and update it. This is very expensive to maintain so we try to estimate timespan.

~~self study~~

multilevel page replacement algorithm 93

Not Recently Used Page Replacement Algorithm

- How do you know a page was recently used? To access the last time? Reference 2 is used to access mod. pg. is with


3. First-In-First-Out Algorithm (FIFO)

- A. Maintain a linked list of all pages; insertion, removing b/w i. In order they come into memory
- B. Page at the beginning of list replaced
- C. Disadvantage: Page in memory the longest t. M.S. b/c, 1994-2001 may be often used t. reward for database growth b/c of not removing.
- D. Suppose you know about the last the last used page, and an application want to use it. Then some say to fix FIFO so second chm. can't live.

- E. The OS maintains a list of all pages currently in memory, with the most recent arrival at the tail and the least arrival at the head.

- On a page fault, the page head is removed and the new page added to the tail of the list

- FIFO in its pure form is rarely used.



Second Chance Page Replacement Algorithm

- Second Chance is a modification to the FIFO algorithm that avoids the problem of throwing out a heavily used page by inspecting the reference bit of the oldest page.

~~Pages are stored in FIFO order~~

- If reference bit is 0, the page is both old and unused, so it is replaced immediately.
- If reference bit is 1, the bit is cleared, the page is put onto the end of the list, and its load time is updated as though it had arrived in memory. Then the search continues.



Page loaded first

Suppose A is the oldest page, we look at A and we say: is the reference recently bit to page A? We check and A will be given a second time so we will move it to the top of the list.



A is treated like a newly loaded page

Second Chance Page Replacement Algorithm (continued)

When a Page-Fault occurs:

1. Look at the oldest page in the list
 2. If reference bit of the page is set in its (pte), then set referenced bit to 0 and move the page to the front of the FIFO list; go back to step 1
 3. Select the oldest page with reference bit to 0 as the victim page.
 4. If no page with reference bit (unlikely), then select the oldest page (FIFO)
- * If all of them were referenced, then all of them have same priority, so it continues the regular FIFO terminology.

Why is this algorithm bad?

- Linux have two list FIFO so the page would move from inactive list to active list (better).